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For the LHC a VME card has been developed that contains all functionalities for transverse damping,
diagnostics and controlled bunch by bunch excitation. It receives the normalized bunch by bunch position
from two pick-ups via Gigabit Serial Links (SERDES). A Stratix II FPGA is responsible for resynchronising
the two data streams to the bunch-synchronous clock domain (40.08 MHz) and then applying all the digital
signal processing: In addition to the classic functionalities (gain balance, rejection of closed orbit, pick-up
combinations, one-turn delay) it contains 3- turn Hilbert filters for phase adjustment with a single pickup
scheme, a phase equalizer to correct for the non-linear phase response of the power amplifier and an
interpolator to double the processing frequency followed by a low-pass filter to precisely control the
bandwidth. Using two clock domains in the FPGA the phase of the feedback loop can be adjusted with a
resolution of 10 ps. Built-in diagnostic memory (observation and post-mortem) and excitation memory for
setting-up are also included. The card receives functions to continuously adjust its parameters as required
during injection, ramping and physics.
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Abstract
For the LHC a VME card has been developed that con-
tains all functionalities for transverse damping, diagnostics
and controlled bunch by bunch excitation. It receives the
normalized bunch by bunch position from two pick-ups via
Gigabit Serial Links (SERDES). A Stratix II FPGA is re-
sponsible for resynchronising the two data streams to the
bunch-synchronous clock domain (40.08 MHz) and then
applying all the digital signal processing: In addition to
the classic functionalities (gain balance, rejection of closed
orbit, pick-up combinations, one-turn delay) it contains 3-
turn Hilbert filters for phase adjustment with a single pick-
up scheme, a phase equalizer to correct for the non-linear
phase response of the power amplifier and an interpolator
to double the processing frequency followed by a low-pass
filter to precisely control the bandwidth. Using two clock
domains in the FPGA the phase of the feedback loop can
be adjusted with a resolution of 10 ps. Built-in diagnos-
tic memory (observation and post-mortem) and excitation
memory for setting-up are also included. The card receives
functions to continuously adjust its parameters as required
during injection, ramping and physics.
INTRODUCTION
The bandwidth of the LHC transverse feedback system
shall cover a frequency range from the lowest betatron fre-
quency of 3 kHz up to half the bunch repetition frequency
of 40.08 MHz, in order to damp all possible coupled bunch
dipole oscillations. The power system of the transverse
damper is described in more detail in [1]. The minimum
required sampling rate is twice the required bandwidth, i.e.
a sampling at the bunch repetition frequency of 40.08 MHz.
In total there are four independent transverse damper sys-
tems in LHC, one per ring and transverse plane. Two 50 Ω
coupler type pick-ups are used to detect the betatron oscil-
lations. A beam position front-end has been developed [2]
to process the signals from the pick-ups and generate a dig-
ital input at 40.08 MHz rate to the Digital Signal Process-
ing Unit (DSPU). The beam position front-end band-pass
filters the input signal at 400.8 MHz using a sampled line
filter, down converts to baseband using the 400.8 MHz ref-
erence clock. The I and Q baseband signals from the sum
and delta signals are digitized using a 40.08 MHz beam-
synchronous clock. A normalised beam position is com-
puted digitally for each bunch from the digitized I and
Q values of the delta and sum signals. The function of
the DSPU described in this paper is to provide the sig-
nal processing necessary to combine the signals from the
two pick-ups, appropriately delay these and synchronize
the generated kicker signal with the beam. It will be con-
trolled via function generators.
OVERVIEW OF SIGNAL PROCESSING
Fig. 1 shows an overview of the signal processing on the
DSPU VME board. The bit stream from the two BPM mod-
ules is received on the DSPU board and re-sychnronized
using a common revolution frequency clock. The data
stream is clocked into a memory and then read out syn-
chronously with the 40.08 MHz clock. The function of
the gain balance block is to normalize signals proportional
to
√
β at the corresponding pick-up locations. A digital
notch filter removes the closed orbit variation. An optional
Hilbert filter [3] can be switched on. It will shift the pick-
up signals in betatron phase by the appropriate amount to
achieve an optimal feedback phase. The signals from the
two pick-ups are then combined using two coefficients b 1
and b2. These can be programmed by a function generator
enabling adjustment during the accelerating cycle. If the
Hilbert filters are used for the phase adjustment, the system
can run on a single pick-up, or b1 and b2 can be set both
equal to one and signals from both pick-ups can be added
to improve the S/N ratio. After combining the pick-up sig-
nals a delay, complementing the electronic and cable de-
lay to equal the particle time of flight between pick-up and
kicker plus one turn, is added. The fine delay is adjusted
by a change in clock domain using an externally delayed
clock for the further signal processing. A sign bit can be
used to switch from damping to anti-damping for a partic-
ular bunch.
While for a 20.04 MHz bandwidth, strickly speaking, we
only need a 40.08 MHz clock rate, the further processing
will require a faster clock rate. Following interpolation to
80.16 MHz a 32 tap FIR filter is used to compensate the
power amplifier phase response. Using further FIRs the
gain can be optimized for injection damping and instability
control as well as to shape the roll-off beyond 20 MHz.
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Figure 1: Overview of functionalities in DSPU module.
PICK-UP MIXING COEFFICIENTS









Δφ = φ2 − φ1 is the phase advance between the two pick-
ups and
ΔφQkm = 3πQf + φk − (φ2 + φ1)/2 (2)
with Qf denoting the fractional tune, φ1, φ2 and φk the be-
tatron phase advances at pick-up and kicker locations with
respect to a fixed reference. The coefficients are normal-
ized such that the resulting vector is independent of the
phase adjustment, b21 + b22 + 2b1b2 cos(Δφ) = 1.
KICKER AND POWER AMPLIFIER
PHASE RESPONSE COMPENSATION
The kicker and power amplifier transfer function are de-
scribed in more detail in [1]. Due to its low pass char-
acteristics the phase in the power systems shifts by −90◦
over the full range of operating frequencies from a few kHz
to 20 MHz. A 32 tap FIR filter has been developed that
linearizes the overall phase response to achieve a constant
group delay. Figure 2 shows the impulse response of this
filter clocked at 80.16 MHz rate. Values plotted represent
the cofficients of the FIR filter.














Direct−Form FIR Filter − Impulse Response/Coefficients
Figure 2: Impulse response (coffecients) for 32 tap phase
correction filter for the power amplifier.
HARDWARE AND FIRMWARE
IMPLEMENTATION
The DSPU module consists of a single 220 mm deep
VME card (Figure 3). On the backside, the P1 connec-
tor (top) implements the 16-bit data VME interface while
the P2 connects to a custom-designed backplane distribut-
ing timing, bunch synchronous clocks, functions, interlock
lines, JTAG and low-noise linear power supply reserved
VME interface
Circular Memory - 64MBit 
for Observation & Diagnostic
ADC & DAC channels
FPGA (Stratix II EP2S90 
from Altera) with heatsink
Dual-voltage synch-switching
regulator for FPGA core & IO
Dual channel Prog. Delay
Backplane interface
Serdes channels
Figure 3: The ADT DSPU VME module, EDA-01777
for the analog circuitry. The data streams from two pick-
ups (16 bit words, bunch-by-bunch position at 40.08 MHz)
arrive on the front-panel serial connectors at a data rate
of 1 Gbit/s. The Serdes (TI TLK1501) convert the data
into parallel 16 bit words that are fed into the FPGA (Al-
tera Stratix II EP2S90). The third Serdes channel is in-
tended for future extensions. The first processing block
(Figure 1) resynchronizes the data with the bunch syn-
chronous 40.08 MHz derived from the 80.16 MHz clock
received on the board and extracts the revolution frequency
marker, a pointer to bunch number 1. It is used in sev-
eral places in the LHC Low Level [4]. The FPGA contains
the signal processing blocks described above in this paper
and it implements the VME interface for setting the various
parameters and for reading the logging memories. Eight
channels (the two inputs signals, the output, two interme-
diary signals and three spares) are stored in two banks of
memory (eight synchronous SRAM chips, IDT71V67603,
256k x 36, upgradable to 512k x 36). The Observation
memory bank records data at a rate that can be set by the
user from a maximum of 40.08 MHz (6.4 ms record length)
down to 1.223 kHz (209 s record length). When reduc-
ing the recording rate decimation filtering is applied on
the 40.08 MHz data flow. This circular memory can be
stopped by a hard or software trigger, and read back by the
user. The Post-Mortem memory records the same signals
but it operates at a constant 40.08 MHz rate and can only
be stopped by the machine-wide post-mortem trigger dis-
tributed on the backplane. The data stored for the LHC
Post-Mortem system will be used to analyse the causes af-
ter an accidental abort (dump) of the beam. A block of
FPGA embedded memory (2 x 4096 x 16 bit) is used to
inject a perturbation in the loop. When it is not operating
at the full bunch repetition rate, an interpolation filter is ap-
plied to the memory record before addition to the signal.
Coupled with the observation memory, this can be used for
measuring step or frequency response. The card receives
four serially encoded functions, transmitted on the back-
plane (P2 connector). They are used to change gain, delay
and phase shift (pick-up mixing coefficients) continuously
during injection, ramping and physics, as needed. A 14 bit
DAC clocked at 80.16 MHz (AD9754 125 MSPS) converts
the FPGA output into an analogue drive signal.
A standardized design flow is used for hardware and
firmware: FPGA code is developed with Visual Elite,
schematics and PCB design are done with Cadence [5].
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